

Planning and Performance Study in the Consolidation of Mainframe CECs

Gustavo Fernandes Araujo
ITAU UNIBANCO

Session objectives

This study aims to present the process, tools, planning and performance impacts during Mainframe CECs consolidation.

Session summary

Agenda

Introduction

Tools
And
Planning

Performance
Evaluation

Conclusion

Session summary

Agenda

Introduction

Tools
And
Planning

Performance
Evaluation

Conclusion

Drivers

- Better utilization of computational resources
 - CPU
 - Channels

- Reduction of physical CECs
 - Reduction in investment and effort to upgrade technology
 - Less utilization of physical space
 - Reduction in energy consumption
 - Single management point

Attention points

- **MP Effect**
 - Higher number of processors = lower capacity/processor
 - Larger overhead

- **Greater sharing of hierarchical memory**
 - L3, L4 and central memory ("nest")

- **High Availability**


MP Effect – What is the effect of multiprocessing?

- If one processor can do X amount of work, **16 processors all working together cannot do an amount of work equal to 16 times the work.** [...] There's a bunch of other stuff that has to happen to allow those 16 processors to successfully work together.
- **There is a certain amount of measurable overhead** (e.g., coordinate storage, data access) required to keep everyone running safely across all 16 processors.

Source: <http://www.ibmssystemsmag.com/mainframe/administrator/performance/compression-zEDC/What-Is-a-Multiprocessor-Effect/>

MP Effect - z13

MIPS and MSU per CP




Model	CPs	MIPS/CP
z13-701	1	1.695
z13-7E1	141	791
Difference		-53%

Technological update process - Step 1 - SWAP



zEC12



z13

LPAR 1 – Online Workload
LPAR 2 – Batch Workload
LPAR 3 – Batch Workload
LPAR 4 – GDPS
LPAR Y – Coupling Facility

Technological update process - Step 2 - Consolidation



z13

LPAR 1 – Online Workload
LPAR 2 – Batch Workload
LPAR 3 – Batch Workload
LPAR 4 – GDPS
LPAR Y – Coupling Facility



zEC12

LPAR 5 – Online Workload

Technological update process - Step 2 - Consolidation



z13

LPAR 1 – Online Workload
LPAR 2 – Batch Workload
LPAR 3 – Batch Workload
LPAR 4 – GDPS
LPAR Y – Coupling Facility



zEC12

LPAR 5 – Online Workload

The consolidation was
performed without MIPS
acquisition



z13

LPAR 1
LPAR 2
LPAR 3
LPAR 4
LPAR 5
LPAR Y

Session summary

Agenda


Introduction

Tools
And
Planning


Performance
Evaluation

Conclusion


Process and tools for consolidation




Process and tools for consolidation




Process and tools for consolidation



Process and tools for consolidation



Configuration



Configuration Setting - Objective

1



Configuration Setting

- Evaluate the amount of physical processors before and after the change and study how to distribute the processors in the new configuration.
- **In a consolidation:** try to ensure the same amount of Vertical High logical processors before and after the change.
 - **Tool:** LPAR Design

Configuration - LPAR Share e Processor guarantee

$$LPAR\ Share = \frac{LPAR\ Weight}{Sum\ of\ All\ LPARs\ Weight}$$

$$LPAR\ Share = \frac{280}{1000} = 0,28$$

Configuration - LPAR Share e Processor guarantee

$$\text{LPAR Share} = \frac{\text{LPAR Weight}}{\text{Sum of All LPARs Weight}}$$

$$\text{LPAR Share} = \frac{280}{1000} = 0,28$$

$$\text{Processor Guarantee} = \text{Shared Physical CPs} \times \text{LPAR Share}$$

$$\text{Processor Guarantee} = 32 \times 0,28 = 8,96$$

- The processor guarantee ensures the minimum capacity for each LPAR.
- PR/SM polarizes the logical processors based on the processor guarantee.

Configuration - PR/SM and HiperDispatch Mode

- Logical processors are classified/biased as **Vertical High (VH)**, **Vertical Medium (VM)** or **Vertical Low (VL)**.
- The **Vertical High** processors have **100%** of the share of a physical processor, defining a high affinity between logical and physical.
- The **Vertical Medium** processors share physical processors with other **Vertical Mediums** and **Vertical Lows**.
- The **Vertical Low** processors are only used when there is additional demand and **other partitions do not use their minimum capacity**. Out of this situation, these processors are placed in the "parked" status by z/OS.

Configuration - PR/SM and HiperDispatch Mode

➤ The polarization of the logical processors is based on the Processor Guarantee

1. If the decimal number of the processor guarantee is $\geq 0,5$ = the vertical high processors will be the integer number and there will be 1 vertical medium

$$\text{Processor Guarantee} = 32 \times 0,28 = 8,96 = 8 \text{ VH} + 1 \text{ VM}$$

Configuration - PR/SM and HiperDispatch Mode

➤ The polarization of the logical processors is based on the Processor Guarantee.

1. If the decimal number of the processor guarantee is $\geq 0,5$ = the vertical high processors will be the integer number and there will be 1 vertical médium:

$$\text{Processor Guarantee} = 32 \times 0,28 = 8,96 = 8 \text{ VH} + 1 \text{ VM}$$

2. If the decimal number of the processor guarantee is $< 0,5$ = the vertical high processors will be the integer number minus one and there will be 2 vertical médiums:

$$\text{Processor Guarantee} = 32 \times 0,26 = 8,32 = 7 \text{ VH} + 2 \text{ VM}$$

Configuration - Logical processors quantity per LPAR

According to the IBM Best Practices recommendation, the number of logical processors should be the quantity required to satisfy the LPAR share/processor guarantee, i.e., the Vertical High and Vertical Medium, and 1 to 2 additional processors (Vertical Low).

- *“The LPAR time slice is sensitive to the number of logical CPs and having more logicals may drive your time slice to a smaller interval for your vertical medium and vertical low logical processors.”*
- *“Work will run most efficiently if you run within your defined weight, using vertical highs and vertical mediums to support the workload and avoid use of vertical lows except for occasional workload spikes. If the workload in the LPAR relies upon vertical lows for throughput you may want to change the weight to match actual usage.”*

Configuration - LPAR Design

- LPAR Design is a tool to assist in the determination of LPAR configuration.

- **Inputs**
 - CEC model
 - weight and logical processors of each LPAR

- **Outputs**
 - LPAR share and processor guarantee
 - minimum number of logical processors per partition
 - polarization of logical processors in HiperDispatch mode

- **Benefits:** identification of improvement opportunities and easy recognition of configuration mistakes.

Configuration - LPAR Design

ID=IBM Corp. - LPARDesign-HD-V8-T02 Current zPCR Version-9.0 - SpecCfg=YES LPAR DEFINITION (CP) TOLERATION%=0

CFG-LP-VALID?	YES
Machine-type	2964-725
MSU	3.313
Total Weight	2.415
Max LPAR	85

	ψMachine	Shared-Pool
#PhyProc	25	23
#LPs (non-ICF, non-DED)	36	
Ratio LP/PP (base)	1,57	
LSPR-AVG-V2R1-MI	28.130	

1 - CONFIG. VALIDATION

2 - HIPERDISPATCH


Delete selected LPAR

Go To DASHBOARD

PRINT

3 - GoTo ZXXP

Go To EXPERT



LPARNAME	WEIGHT	#LP	%SHARE(by pool)	RESERVED	Guaranteed#%	Wkld LSPR	MinReq#LP	Check#LP	HD supported on 2964					
									HD-HIGH#	HD-MED#	HD-MED%	HD-LOW#	#Active LPs	#Report LPs
W013	142	2	5,9%		1,35	Average	2	OK	0	2	67,6%	0	2	2
W014	242	3	10,0%		2,30	High	3	OK	1	2	65,2%	0	3	3
Z015	196	3	8,1%		1,87	High	2	OK	0	2	93,3%	1	2	2
W017	302	4	12,5%		2,88	High	3	OK	2	1	87,6%	1	3	3
W018	60	2	2,5%		0,57	High	1	OK	0	1	57,1%	1	2	1
S019	300	3	12,4%		2,86	High	3	OK	2	1	85,7%	0	3	3
W020	300	8	12,4%		2,86	Average	3	≠VL>2	2	1	85,7%	5	3	3
W021	58	2	2,4%		0,55	Average	1	OK	0	1	55,2%	1	2	1
W022	DED	2	8,0%		2,00	High	2	OK	2	0	N/A	0	2	2
S024	500	1	20,7%		1,00	Average	5	OK(s)	1	0	N/A	0	1	1
S025	315	8	13,0%		3,00	High	3	≠VL>2	2	1	100,0%	5	3	3

Configuration - LPAR Design

ID=IBM Corp. - LPARDesign-HD-V8-T02 Current zPCR Version-9.0 - SpecCfg=YES LPAR DEFINITION (CP) TOLERATION%=0

CFG-LP-VALID?	YES
Machine-type	2964-725
MSU	3.313
Total Weight	2.415
Max LPAR	85

ψMachine	Shared-Pool
#PhyProc	25
#LPs (non-ICF, non-DED)	36
Ratio LP/PP (base)	1,57
LSPR-AVG-V2R1-MI	28.130

1 - CONFIG. VALIDATION

2 - HIPERDISPATCH


Delete selected LPAR

Go To DASHBOARD

Go To EXPERT

PRINT

3 - GoTo ZXXP



LPARNAME	WEIGHT	#LP	%SHARE(by pool)	RESERVED	Guaranteed#PP	Wkld LSPR	MinReq#LP	Check#LP
W013	142	2	5,9%		1,35	Average	2	OK
W014	242	3	10,0%		2,30	High	3	OK
Z015	196	3	8,1%		1,87	High	2	OK
W017	302	4	12,5%		2,88	High	3	OK
W018	60	2	2,5%		0,57	High	1	OK
S019	300	3	12,4%		2,86	High	3	OK
W020	300	8	12,4%		2,86	Average	3	#VL>2
W021	58	2	2,4%		0,55	Average	1	OK
W022	DED	2	8,0%		2,00	High	2	OK
S024	500	1	20,7%		1,00	Average	5	OK(a)
S025	315	8	13,0%		3,00	High	3	#VL>2

HD supported on 2964					
HD-HIGH#	HD-MED#	HD-MED%	HD-LOW#	#Active LPs	#Report LPs
0	2	67,6%	0	2	2
1	2	65,2%	0	3	3
0	2	93,3%	1	2	2
2	1	87,6%	1	3	3
0	1	57,1%	1	2	1
2	1	85,7%	0	3	3
2	1	85,7%	5	3	3
0	1	55,2%	1	2	1
2	0	N/A	0	2	2
1	0	N/A	0	1	1
2	1	100,0%	5	3	3

Configuration - LPAR Design

ID=IBM Corp. - LPARDesign-HD-V8-T02 **Current zPCR Version-9.0 - SpecCfg=YES** **LPAR DEFINITION (CP) TOLERATION%=0**

CFG-LP-VALID?	YES
Machine-type	2964-725
MSU	3.313
Total Weight	2.415
Max LPAR	85

ψMachine	Shared-Pool
#PhyProc	25
#LPs (non-ICF, non-DED)	36
Ratio LP/PP (base)	1,57
LSPR-AVG-V2R1-MI	28.130

1 - CONFIG. VALIDATION

PRINT


2 - HIPERDISPATCH

3 - GoTo ZXXP

Delete selected LPAR

Go To DASHBOARD

Go To EXPERT



HD supported on 2964

LPARNAME	WEIGHT	#LP	%SHARE(by pool)	RESERVED	Guaranteed#PP	Wkld LSPR	MinReq#LP	Check#LP	HD-HIGH#	HD-MED#	HD-MED%	HD-LOW#	#Active LPs	#Report LPs
W013	142	2	5,9%		1,35	Average	2	OK	0	2	67,6%	0	2	2
W014	242	3	10,0%		2,30	High	3	OK	1	2	65,2%	0	3	3
Z015	196	3	8,1%		1,87	High	2	OK	0	2	93,3%	1	2	2
W017	302	4	12,5%		2,88	High	3	OK	2	1	87,6%	1	3	3
W018	60	2	2,5%		0,57	High	1	OK	0	1	57,1%	1	2	1
S019	300	3	12,4%		2,86	High	3	OK	2	1	85,7%	0	3	3
W020	300	8	12,4%		2,86	Average	3	#VL>2	2	1	85,7%	5	3	3
W021	58	2	2,4%		0,55	Average	1	OK	0	1	55,2%	1	2	1
W022	DED	2	8,0%		2,00	High	2	OK	2	0	N/A	0	2	2
S024	500	1	20,7%		1,00	Average	5	OK(a)	1	0	N/A	0	1	1
S025	315	8	13,0%		3,00	High	3	#VL>2	2	1	100,0%	5	3	3

Configuration - Physical Processors




Quantity of
Physical
Processors

Sum of the physical processors
of the individual CECs before
consolidation

Number of physical
processors of the CEC after
consolidation


Increase of 8% in the number of
physical processors after consolidation

Capacity Evaluation



Capacity Evaluation - Objective

2



Capacity
Evaluation

- Evaluate the total capacity of the CEC and of each LPAR after physical and logical changes.
- In a consolidation: try to guarantee minimum capacity by LPAR before and after the change.
 - Tool: zPCR

Capacity - LSPR

- LSPR = Large Systems Performance Reference
- LSPR data represents IBM's assessment of the **relative capacity of different model processors.**
- The method analyzes a set of benchmark workloads and specific system control programs in an unrestricted environment.

Capacity - LSPR Workload Categories

The capacity of each processor model is published in 3 different categories. In zPCR, there are 2 additional sub categories.

- **Low:** low utilization of hierarchical memory.
- **Average:** median utilization of hierarchical memory.
- **High:** high utilization of hierarchical memory.

L1MP	RNI	Workload Hint
<3	>= 0.75 < 0.75	AVERAGE LOW
3 to 6	>1.0 0.6 to 1.0 < 0.6	HIGH AVERAGE LOW
>6	>= 0.75 < 0.75	HIGH AVERAGE

Note this table may change in the future.

z/OS-2.1 LSPR Data (02/16/2016)

LSPR Multi-Image Capacity Ratios
z Systems General Purpose CPUs

Values are applicable for z/OS; representative of z/VM, KVM, and Linux
Capacity basis: 2094-701 @ 559,792 MIPS for a typical multi-partition configuration
Capacity for z/OS on z10 and later processors is represented with HiperDispatch turned ON

Processor	Features	Flag	MSU	LSPR Workload Category				
				Low	Low-Avg	Average	Avg-High	High
<u>z Systems z13/700</u>								
2964-701	1W	=	210	1.779	1.736	1.695	1.614	1.540
2964-702	2W	=	394	3.452	3.319	3.196	3.003	2.833
2964-703	3W	=	571	5.085	4.854	4.644	4.340	4.073

Capacity - zPCR


- zPCR is a tool designed to provide an **estimate of capacity for IBM System z processors.**

- **Inputs**
 - physical and logical configuration of the CEC and LPARs
 - level of utilization of specialized processors
 - workload category - low / low-avg / average / avg-high / high


- **Output**
 - estimation of total CEC capacity
 - LPAR capacity estimation: minimum (based on processor guarantee) and maximum (based on logical processors)

- **Benefits**
 - the estimation is more precise since it is based on the specific configuration and workload of each LPAR/CEC.

zPCR - Capacity Summary



Performance Evaluation



Performance Evaluation - Objective



Performance Evaluation

- Evaluate changes in performance of workload processing after the change.
- Identify appropriate performance metrics by the type of workload processed:
 - Transactions: MIPS / Exec
 - Batch Routines: CPUTime / Step
- Tools / sources: SMF records, CPU MF indicators, WLM Topology Report

Performance – How to analyze efficiency in different CEC models

How to compare efficiency by analyzing CPU time consumption?

➤ To compare the processing time of a transaction/routine between machines of different models, it is necessary to normalize the time based on the capacity/processor of each CEC. Example:

- CEC Y presents capacity per processor 10% higher than CEC X
- If the transaction/routine consumes the same amount of CPU time on the two machines, in practice it consumed 10% more MIPS in the CEC Y.



CEC X

1.000 MIPS/ CP



CEC Y

1.100 MIPS/ CP

Performance - Comparing CPU time in CEC Y over time in CEC X

$$CEC\ Y\ Normalized\ time = CEC\ Y\ Time \times \frac{\frac{MIPS}{CP}\ CECY}{\frac{MIPS}{CP}\ CECX}$$

$$CEC\ Y\ Normalized\ time = CEC\ Y\ Time \times \frac{1.100}{1.000}$$

$$CEC\ Y\ Normalized\ time = CEC\ Y\ Time \times 1, 1$$



CEC X

1.000 MIPS/ CP



CEC Y

1.100 MIPS/ CP

Performance - CPU MF Indicators

- CPU MF Indicators are generated by the component HIS - Hardware Instrumentation Service.
- **CPI** = CPU Cycles per Instruction
- **L1MP** = Percentage of times the processor did not find the data / instruction in the level 1 cache (L1)
- **RNI** - Relative Nest Intensity = reflects the distribution and latency of searches for data / instruction in shared caches and central memory
- RNI and L1MP are used to determine the **Workload LSPR Category**.
- The indicators are written in **SMF 113** and supported by the **Tivoli Support Decision (TDS)** product.

Performance – WLM Topology Report

- SMF 99 (14) collects data from the HiperDispatch topology, and the WLM Topology Report Tool processes this data and produces reports for analysis.

- **Inputs**
 - SMF 99 - subtype 14

- **Output**
 - the association of logical processors with physical processors, indicating in which books, drawers, nodes and chips they are being dispatched
 - polarization (VH, VM, VL) and type (GP, zIIP, etc.) of each processor

- **Benefits**
 - to understand how PR/SM is allocating logical processors in the physicals
 - to observe topology changes when there are configuration changes
 - to help explain performance changes

Performance - Processors per Drawer at z13

IBM Inside Sales International Technical Support Organization Global Content Services



Processor Unit (Core) Locations: Customer, SAP, IFP and Spare

z13		1 st Drawer				2 nd Drawer				3 rd Drawer				4 th Drawer			
Model	Cust PUs	Cust PUs	SAPs	IFP	Spare	Cust PUs	SAPs	IFP	Spare	Cust PUs	SAPs	IFP	Spare	Cust PUs	SAPs	IFP	Spare
NE1	141	34	6	1	1	35	6	0	1	36	6	0	0	36	6	0	0
NC9	129	31	6	1	1	32	6	0	1	33	6	0	0	33	6	0	0
N96	96	31	6	1	1	32	6	0	1	33	6	0	0				
N63	63	31	6	1	1	32	6	0	1								
N30	30	30	6	1	2												

- ▶ PUs can be purchased as CPs, IFLs, Unassigned IFLs, zIIPs, ICFs or Additional SAPs
 - zAAPs no longer available fulfilling the statement of direction
 - zIIP to CP purchase ratio is 2:1
 - Additional SAPs + Permanent SAPs may not exceed 32
 - Any un-configured PU can act as an additional Spare PU
 - CPs and zIIPs initial placement in 1st drawer working up
 - IFLs and ICFs initial placement in highest drawer working down
- ▶ Upgrades available from any lower model to any higher any models
 - Achieved via Concurrent Drawer Add from model N30 to model NC9
 - Achieved via combination of Concurrent Drawer Add and drawer replacement to model NE1

Session summary

Agenda

Introduction

Tools
And
Planning

Performance
Evaluation

Conclusion

LPAR 1 - Online Workload

Results

- It was increased the "Processor Guarantee" to provide 1 additional Vertical High logical processor.
- It was identified an increment of the Minimum Capacity by zPCR.
- It was observed an average improvement of 14% in the consumption of MIPS by execution of the transactions during the online period.
- It was noticed a discreet increase in L1MP, CPI and RNI indicators.
- No change in the Workload Category was observed.
- The more shared hierarchical memory resulted in an increase of RNI.

LPAR	Processor Guarantee	Minimum Capacity zPCR	Efficiency	CPI	L1MP	RNI	Workload Category
LPAR1	+1,01	+7,7%	- 14%	+8,7%	+6,3%	+11,4%	No change

LPAR 2 - Batch Workload

Results

- It was slightly increased the "Processor Guarantee".
- No change in zPCR Minimum Capacity was observed.
- It was identified an improvement in normalized CPU consumption per routine step.
- A discreet increase in L1MP, CPI indicators was observed, as well as an improvement in RNI.
- No change in the Workload Category was observed.

LPAR	Processor Guarantee	Minimum Capacity zPCR	Efficiency	CPI	L1MP	RNI	Workload Category
LPAR2	+0,35	+0,7%	-5,9%	+0,7%	+2,5%	-8,5%	No change

LPAR 2 - Batch Workload

RNI

- LPAR 2 was reallocated to Drawer 2 which had a lower cache utilization level (less physical processors allocated in the drawer).
- It was observed a reduction of searches in the central memory (worst offender of the RNI), and an increase of searches in the cache level L4. This resulted in the improvement of RNI.



z13 RNI formula
(v3.33 do CP3KEXTR – 01/03/17)

Multiplier Factor	L3P	L4LP	L4RP	MEMP	RNI
2,3	0,40	1,60	3,50	7,50	-
Change after consolidation	-0,00	+0,01	+0,02	-0,12	-0,10

LPAR 3 - Batch Workload

Results

- The Processor Guarantee was increased to provide 1 logical processor Vertical High.
- It was identified an increment of the Minimum Capacity by zPCR.
- It was observed an improvement of 16% in normalized CPU consumption by routine step.
- It was identified a discreet increase in L1MP, CPI indicators, as well as an improvement of RNI.
- No change in the Workload Category was observed.

LPAR	Processor Guarantee	Minimum Capacity zPCR	Efficiency	CPI	L1MP	RNI	Workload Category
LPAR3	+0,89	+70%	-16%	+6,2%	+16,6%	-4,1%	No change

Summary results table

LPAR	Processor Guarantee	Minimum Capacity zPCR	Efficiency	CPI	L1MP	RNI	Workload Category
LPAR1	+1,01	+7,7%	- 14%	+8,7%	+6,3%	+11,4%	No change
LPAR2	+0,35	+0,7%	-5,9%	+0,7%	+2,5%	-8,5%	No change
LPAR3	+0,89	+70%	-16%	+6,2%	+16,6%	-4,1%	No change

Session summary

Agenda

Introduction

Tools
And
Planning

Performance
Evaluation

Conclusion

Recommendations / Best Practices

- Always define the configuration using the **LPAR Design tool**, aiming to optimize the quantity of **Vertical High** processors.
- Use **zPCR tool** to perform capacity analysis, and as far as possible, **maximize the total capacity of the CEC and the minimum capacity of each LPAR.**
- Always **normalize CPU time** consumption to analyze performance between different CEC models.
- Monitor significant modifications of **CPU MF indicators**. Try to **Avoid cross-drawer as much as possible.**
- Each workload can respond differently to configuration changes.
- Special attention to LPAR that is alone in the CEC and is consolidated in another CEC with other LPARs.

Conclusions

- The process of CEC consolidation can improve the performance of workload processing due to the greater quantity of physical processors for the same amount of MIPS LSPR of the CEC after consolidation.
- It was observed performance improvement with increase of Vertical High processors and Minimum Capacity by zPCR.
- A worsening of CPU MF indicators will not always result in deterioration of MIPS consumption efficiency.
- It is possible to reduce the number of CECs of a Sysplex through consolidation without presenting performance losses.

Session reference links

- Planning Considerations for HiperDispatch Mode Version 2; Steve Grabarits, Gary King, Bernie Pierce; 2011
- z/OS: Planning Considerations for HiperDispatch Mode; Kathy Walsh, Steve Grabarits; 2011
- Configuring LPARs for Performance; Kathy Walsh; 2013
- Processor Migration Capacity Analysis in a Production Environment; Katy Walsh; 2015
- IBM z13 Overview and Related Tidbits; Tim Raley; 2015
- ITSO – z System Hardware Workshop; BIRD; 2015.
- The Relatively New LSPR and The IBM z13 Performance Brief; Gary King; 2015
- z13 Performance Large System Update; Matthias Bangert; 2015
- z13 HiperDispatch - New MCL Bundle Changes Vertical CP Assignment for Certain LPAR Configurations; Bradley Snyder; 2016
- Number of Logical CPs Defined for an LPAR; Kathy Walsh; 2016
- Large Systems Performance Reference - Document Number SC28-1187-19; 2016
- zPCR User's Guide; Version 9.0e, 2017

Special Thanks

Celso Yano Ishii - ITAU UNIBANCO
Edson Issamu Yabusaki - ITAU UNIBANCO
Carolina Souza Joaquim - IBM

THANK YOU!!!

Contacts

gustavo-fernandes.araujo@itau-unibanco.com.br

<https://www.linkedin.com/in/gustavo-fernandes-araujo-4179555a>